An Application based Efficient Thread Level Parallelism Scheme on Heterogeneous Multicore Embedded System for Real Time Image Processing.

##plugins.themes.bootstrap3.article.main##

K Indragandhi
Jawahar P K

Abstract

The recent advent of the embedded devices is equipped with multicore processor as it significantly improves the system performance. In order to utilize all the core in multicore processor in an efficient manner, application programs need to be parallelized. An efficient thread level parallelism (ETLP) scheme is proposed in this paper and uses computationally intensive edge detection algorithm for evaluation. Edge detection is the important process in various real time applications namely vehicle detection in traffic control, medical image processing etc. The main objective of ETLP scheme is to reduce the execution time and increase the CPU core utilization. The performance of ETLP scheme is evaluated with basic edge detection scheme (BEDS) for different image size. The experimental results reveal that the proposed ETLP scheme achieves efficiency of 49% and 72% for the image size 300 x 256 and 1024 x 1024 respectively. Furthermore an ETLP scheme reducing 66% execution time for image size 1024 x 1024 when compared with BEDS.

##plugins.themes.bootstrap3.article.details##

Section
Special Issue Papers
Author Biographies

K Indragandhi, B.S.Abdur Rahman Cresent Institute of Science & Technology, Chennai, Tamil Nadu

Ms. K. Indragandhi received her BE degree in Electronics and Communication Engineering from the Rajalakshmi Engineering College, Chennai, India, in 2006, ME degree in Embedded System Technologies from Anna University, Chennai, India, in 2010. Currently, she is working as an Assistant Professor (Senior Grade) in the Department of Electronics and Communication Engineering and pursuing her PhD degree from the B.S. Abdur Rahman Crescent Institute of Science and Technology, Chennai. She has more than 10 years of teaching experience and her area of research includes Embedded System, VLSI design, Multicore Architecture and Internet of things.

Jawahar P K, B.S.Abdur Rahman Crescent Institute of Science and Technology, Chennai, Tamil Nadu

Dr. P. K. Jawahar received the B.E. degree in Electronics and Communication Engineering from the Coimbatore Institute of Technology, Coimbatore, India, in      1989, the M.Tech. degree in Electronics and Communication Engineering from   the Pondichery Engineering College, Pondicherry, India, in 1998, and the Ph.D.  degree in Information and Communication Engineering from Anna University, Chennai, India, in 2010. He has 28 years of teaching experiences and he is currently a Professor and Head of Electronics &  Instrumentation Engineering  department, B.S.Abdur Rahman Crescent  Institute of Science and Technology, Chennai. His current research interests include Wired And Wireless Networks, VLSI Design, Embedded System, Microstrip Antenna and Internet of Things.